diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..e69de29
diff --git a/README.md b/README.md
index e69de29..9cda1f5 100644
--- a/README.md
+++ b/README.md
@@ -0,0 +1 @@
+This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.