RISC-V_Verilog/rtl/mux2_1.v

7 lines
132 B
Coq
Raw Normal View History

module mux2_1 (input [31:0] A, B,
input S,
output [31:0] O);
assign O = S ? B : A;
endmodule