brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: tb reg bank delay first test after end of reset

This commit is contained in:
brice.boisson 2023-12-05 13:53:43 +09:00
parent ca6398d1e1
commit 292eaf842a
1 changed files with 6 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tb/tb_registers_bank.v
View File

@ -2,7 +2,6 @@
`include "tb_tools.vh" `include "tb_tools.vh"
module tb_registers_bank (); module tb_registers_bank ();
integer i;
reg clk; reg clk;
reg reset; reg reset;
reg we; reg we;
@ -13,6 +12,8 @@ module tb_registers_bank ();
wire [31:0] data_out_a; wire [31:0] data_out_a;
wire [31:0] data_out_b; wire [31:0] data_out_b;
integer i;
registers_bank registers_bank ( registers_bank registers_bank (
.clock(clk), .clock(clk),
.reset(reset), .reset(reset),
@ -25,12 +26,6 @@ module tb_registers_bank ();
.data_out_b(data_out_b) .data_out_b(data_out_b)
); );
initial begin
reset = 1'b1;
#10
reset = 1'b0;
end
initial begin initial begin
clk = 1'b0; clk = 1'b0;
for (i = 0; i < 100; i = i + 1) begin for (i = 0; i < 100; i = i + 1) begin
@ -40,11 +35,14 @@ module tb_registers_bank ();
initial begin initial begin
reset = 1'b1;
we = 1'b0; we = 1'b0;
sel_in = 5'b00000; sel_in = 5'b00000;
sel_out_a = 5'b00000; sel_out_a = 5'b00000;
sel_out_b = 5'b00000; sel_out_b = 5'b00000;
data_in = 32'b0; data_in = 32'b0;
#10
reset = 1'b0;
`assert("registers_bank we: 0, sel_in: 0, sel_out_a: 0, sel_out_b: 0, data_in: 0", data_out_a, 0) `assert("registers_bank we: 0, sel_in: 0, sel_out_a: 0, sel_out_b: 0, data_in: 0", data_out_a, 0)
we = 1'b1; we = 1'b1;
data_in = 32'b1; data_in = 32'b1;