brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
BOISSON Brice
2023-11-25 19:48:46 +09:00
committed by GitHub
parent 0a032b36b0
commit 38d35c3a63
1 changed files with 7 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
README.md
View File

@@ -10,14 +10,13 @@ This CPU will implement the RV32I ISA, with the following goals:
# How to Run the Test
Use the command :\
```make TARGET=<test_bench>-<sub_test>```
Use the command : ```make TARGET=<test_bench>-<sub_test>```
With `test_bench` among the listed test bench in the `tb` directory and `sub_test` a source code file in the `tb/test_source_code/tb_<test_bench>` directory.
```make TARGET=risc_v_cpu-test```
With `test_bench` among the listed test bench in the `tb` directory and `sub_test` a source code file in the `tb/test_source_code/tb_<test_bench>` directory. \
Example: `make TARGET=risc_v_cpu-test`
You can remove the dash and `sub_test` argument to run only the non source code based test.
```make TARGET=risc_v_cpu```
You can remove the dash and `sub_test` argument to run only the non source code based test. \
Example: `make TARGET=risc_v_cpu`
Or use `all` as a `sub_test` to run all test associated to a `test_bench`.
```make TARGET=risc_v_cpu-all```
Or use `all` as a `sub_test` to run all test associated to a `test_bench`. \
Example: `make TARGET=risc_v_cpu-all`