brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: new make way enabling multiple asm generated test

Browse Source
This commit is contained in:
brice.boisson
2023-11-22 11:35:08 +09:00
parent e2ca11548c
commit 6f4f7f6969
8 changed files with 102 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
sim/Makefile
View File

@@ -1,7 +1,5 @@
all:
./../scripts/get_bin.sh ../tb/test_source_code/tb_riscv_cpu/test
python3 ./../scripts/gen_test.py ../tb/test_source_code/tb_riscv_cpu test.S
vsim -c -do "do simu.do; quit -f"
./../scripts/run_test.sh $(TARGET)
debug:
vsim -do "do simu.do"
./../scripts/run_test.sh $(TARGET) debug