brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: test from gcc

Browse Source
This commit is contained in:
brice.boisson
2023-11-20 22:20:42 +09:00
parent 93cb91f022
commit 99399cd9b3
6 changed files with 16 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
scripts/get_bin.sh
View File

@@ -17,5 +17,7 @@ fi
NAME=$1
riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ${NAME}.S -o ${NAME}.o
riscv32-unknown-elf-ld -Ttext=0x1000 ${NAME}.o -o ${NAME}.elf
riscv32-unknown-elf-ld -Ttext=0x0 ${NAME}.o -o ${NAME}.elf
riscv32-unknown-elf-objcopy -O binary ${NAME}.elf ${NAME}.bin
# rm -rf ${NAME}.o ${NAME}.elf