brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: remove print in gen_test.py

This commit is contained in:
brice.boisson 2023-11-26 22:08:00 +09:00
parent 0fa44c1830
commit 9d82414a58
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/gen_test.py
View File

@ -43,11 +43,9 @@ for line in Lines:
if line.isspace() or ':' in line or line[0] == '#' or line[0:2] == '/*' or line[0:2] == '*/' or line[0:2] == ' *': if line.isspace() or ':' in line or line[0] == '#' or line[0:2] == '/*' or line[0:2] == '*/' or line[0:2] == ' *':
continue continue
elif '#' in line: elif '#' in line:
print(line)
tests = re.split(r'\s|,', line[line.find('#') + 1:]) tests = re.split(r'\s|,', line[line.find('#') + 1:])
for test in tests: for test in tests:
new_test = get_test(test, instr_addr) new_test = get_test(test, instr_addr)
print(new_test)
if new_test != "": if new_test != "":
test_file.append(new_test) test_file.append(new_test)
instr_addr += 4 instr_addr += 4