Logo
Explore Help
Sign In
brice/RISC-V_Verilog
1
0
Fork 0
You've already forked RISC-V_Verilog
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
test-reg_bank-fix-1
RISC-V_Verilog/scripts
History
brice.boisson e0b2ada62f Add: error message when the number of ran test is lower than the number of test present is the assmbly file (the number of ran test can be superior, and in few time lower that's why it's only a warning
2023-11-30 14:43:01 +09:00
..
gen_simu_do.sh
Add: new make way enabling multiple asm generated test
2023-11-22 11:35:08 +09:00
gen_test.py
Add: error message when the number of ran test is lower than the number of test present is the assmbly file (the number of ran test can be superior, and in few time lower that's why it's only a warning
2023-11-30 14:43:01 +09:00
get_bin.sh
Add: new test source code + Fix: gen_bin script and bin path
2023-11-25 23:18:24 +09:00
run_test.sh
Add: error message when the number of ran test is lower than the number of test present is the assmbly file (the number of ran test can be superior, and in few time lower that's why it's only a warning
2023-11-30 14:43:01 +09:00
Powered by Gitea Version: 1.24.5 Page: 38ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API