brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
RISC-V_Verilog/sim/Makefile

5 lines
70 B
Makefile
Raw Blame History

all:
vsim -c -do "do simu.do; quit -f"
debug:
vsim -do "do simu.do"
Reference in New Issue View Git Blame Copy Permalink