RISC-V_Verilog/sim/Makefile

6 lines
136 B
Makefile

all:
./../scripts/get_bin.sh ../tb/test_source_code/tb_riscv_cpu/test
vsim -c -do "do simu.do; quit -f"
debug:
vsim -do "do simu.do"