Logo
Explore Help
Sign In
brice/RISC-V_Verilog
1
0
Fork 0
You've already forked RISC-V_Verilog
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
3007868c1a480734e57c5d92207d8a1d167b4c95
RISC-V_Verilog/rtl
History
brice.boisson 479f110cd7 Add: power test source code
2023-11-29 10:39:48 +09:00
..
alu_func.vh
Add: named parameter for ALU func | alu test case
2023-10-24 10:49:29 +09:00
alu.v
Fix: change alu op_code to func
2023-10-24 19:39:42 +09:00
decoder.v
Add: save reg in stack on entry of fun | Fix: set right mem_in func in decoder | set right mem_out code | test bench
2023-11-28 14:24:30 +09:00
instruction.v
Add: power test source code
2023-11-29 10:39:48 +09:00
mem_func.vh
Add: save reg in stack on entry of fun | Fix: set right mem_in func in decoder | set right mem_out code | test bench
2023-11-28 14:24:30 +09:00
memory.v
Add: power test source code
2023-11-29 10:39:48 +09:00
mux2_1.v
Fix: clean name [3]
2023-10-23 14:15:21 +09:00
mux4_1.v
Fix: clean name [3]
2023-10-23 14:15:21 +09:00
op_code.vh
Fix: use parameter to name op code
2023-10-23 10:10:49 +09:00
program_counter.v
Fix: clean name [3]
2023-10-23 14:15:21 +09:00
registers_bank.v
Fix: clean name [3]
2023-10-23 14:15:21 +09:00
risc_v_cpu.v
Add: test from gcc
2023-11-20 22:20:42 +09:00
risc-v_cpu_top.v
Add: Archi
2023-10-10 16:13:26 +09:00
Powered by Gitea Version: 1.24.5 Page: 60ms Template: 8ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API