Files
RISC-V_Verilog/sim/Makefile
2023-11-22 11:35:08 +09:00

6 lines
91 B
Makefile

all:
./../scripts/run_test.sh $(TARGET)
debug:
./../scripts/run_test.sh $(TARGET) debug