RISC-V_Verilog/rtl/instruction.v

9 lines
182 B
Verilog

module instruction (input [31:0] address,
output [31:0] instruction);
reg [63:0] memory [31:0];
assign instruction = memory[address];
endmodule