RISC-V_Verilog/tb/tb_alu.v

3 lines
49 B
Coq
Raw Normal View History

2023-10-11 08:43:36 +00:00
module tb_alu (S);
output [31:0] S;
endmodule