Files
RISC-V_Verilog/tb/tb_alu.v
brice.boisson 0e72c3a2e6 Add: Makefile
2023-10-11 17:43:36 +09:00

3 lines
49 B
Verilog

module tb_alu (S);
output [31:0] S;
endmodule