brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
RISC-V_Verilog/tb/tb_alu.v

3 lines
49 B
Verilog
Raw Blame History

module tb_alu (S);
output [31:0] S;
endmodule
Reference in New Issue View Git Blame Copy Permalink