2023-10-25 00:00:42 +00:00
|
|
|
# RISC-V Verilog
|
|
|
|
|
|
2023-10-10 07:17:16 +00:00
|
|
|
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
|
2023-10-25 00:01:54 +00:00
|
|
|
|
2023-10-25 00:00:42 +00:00
|
|
|
This CPU will implement the RV32I ISA, with the following goal:
|
2023-10-25 00:01:54 +00:00
|
|
|
- [] Single cycle RISC-V RVI32I CPU
|
|
|
|
|
- [] Multi cycle CPU
|
|
|
|
|
- [] Pipelining
|
|
|
|
|
- [] (Bonus) RISC-V privileged ISA
|
