brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
RISC-V_Verilog/sim/Makefile

6 lines
91 B
Makefile
Raw Normal View History

Add: Makefile
2023-10-11 08:43:36 +00:00
all:
Add: new make way enabling multiple asm generated test
2023-11-22 02:35:08 +00:00
./../scripts/run_test.sh $(TARGET)
Add: Makefile
2023-10-11 08:43:36 +00:00
debug:
Add: new make way enabling multiple asm generated test
2023-11-22 02:35:08 +00:00
./../scripts/run_test.sh $(TARGET) debug