brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: fix saved register on stack name

Browse Source 
Fix: fix saved register on stack name
This commit is contained in:
BOISSON Brice
2023-12-03 22:18:09 +09:00
committed by GitHub
parent 4a91b52975 ce01e2078c
commit 29306288a7
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
tb/test_source_code/tb_risc_v_cpu/syracuse.S
View File

@@ -46,7 +46,7 @@ sw a1, 8(sp)
sw s0, 12(sp)
sw s1, 16(sp)
sw s2, 20(sp)
sw s2, 24(sp)
sw s3, 24(sp)
addi sp, sp, 24
add s1, a1, zero
li s0, 0