brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: Formating test output

Browse Source
This commit is contained in:
brice.boisson
2023-11-24 19:28:08 +09:00
parent 82474c8d16
commit 81268259ff
2 changed files with 52 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
tb/tb_tools.vh
View File

@@ -1,15 +1,17 @@
`define assert(message, expected, got) \
#4 \
if(expected !== got) begin \
$display("\033[0;31m[FAILED]\033[0m : %s - got: %d, expected: %d", message, expected, got); \
end
$display("\033[0;31m[FAIL]\033[0m %s - got: %d, expected: %d", message, expected, got); \
end else \
$display("\033[0;32m[PASS]\033[0m %s", message);
`define assert_no_wait(message, expected, got) \
if(expected !== got) begin \
$display("\033[0;31m[FAILED]\033[0m : %s - got: %d, expected: %d", message, expected, got); \
end
$display("\033[0;31m[FAIL]\033[0m %s - got: %d, expected: %d", message, expected, got); \
end else \
$display("\033[0;32m[PASS]\033[0m %s", message);
`define end_message $display("\033[0;32mIf no \033[0m[FAILED]\033[0;32m messages, all tests passed!\033[0m");
`define end_message $display("\033[0;32mIf no \033[0mFAIL\033[0;32m messages, all tests passed!\033[0m");
`define next_cycle \
#1 clk = ~clk; \