brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: tb reg bank delay first test after end of reset #11

Merged
BriceBoisson merged 1 commits from test-reg_bank-fix-1 into main 2023-12-05 04:54:17 +00:00
Conversation 0 Commits 1 Files Changed 1 +6 -8

1 Commits

Author SHA1 Message Date
brice.boisson 292eaf842a Fix: tb reg bank delay first test after end of reset 2023-12-05 13:53:43 +09:00