brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: fix saved register on stack name #8

Merged
BriceBoisson merged 1 commits from test-syracuse-2 into main 2023-12-03 13:18:09 +00:00
Conversation 0 Commits 1 Files Changed 1 +1 -1

1 Commits

Author SHA1 Message Date
brice.boisson ce01e2078c Fix: fix saved register on stack name 2023-12-03 22:17:29 +09:00