brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: Makefile

Browse Source
This commit is contained in:
brice.boisson
2023-10-11 17:43:36 +09:00
parent 83286df734
commit 0e72c3a2e6
6 changed files with 65 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tb/tb_alu.v
+3
View File
@@ -0,0 +1,3 @@
module tb_alu (S);
output [31:0] S;
endmodule
tb/risc-v_cpu_tb.v → tb/tb_risc-v_cpu.v
View File