brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: readme checkbox

Browse Source
This commit is contained in:
brice.boisson
2023-10-25 09:01:54 +09:00
parent 3eb7603cd0
commit 298e14be54
1 changed files with 5 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
README.md
View File

@@ -1,8 +1,9 @@
# RISC-V Verilog
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
This CPU will implement the RV32I ISA, with the following goal:
[] Single cycle RISC-V RVI32I CPU
[] Multi cycle CPU
[] Pipelining
[] (Bonus) RISC-V privileged ISA
- [] Single cycle RISC-V RVI32I CPU
- [] Multi cycle CPU
- [] Pipelining
- [] (Bonus) RISC-V privileged ISA