brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: README

This commit is contained in:
brice.boisson 2023-10-10 16:17:16 +09:00
parent 4949d1f96e
commit 4ded2be172
2 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
.gitignore vendored Normal file
View File

1
README.md
View File

@ -0,0 +1 @@
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.