Fix: readme checkbox 2
This commit is contained in:
parent
298e14be54
commit
9c151ccbb2
|
@ -3,7 +3,7 @@
|
|||
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
|
||||
|
||||
This CPU will implement the RV32I ISA, with the following goal:
|
||||
- [] Single cycle RISC-V RVI32I CPU
|
||||
- [] Multi cycle CPU
|
||||
- [] Pipelining
|
||||
- [] (Bonus) RISC-V privileged ISA
|
||||
- [ ] Single cycle RISC-V RVI32I CPU
|
||||
- [ ] Multi cycle CPU
|
||||
- [ ] Pipelining
|
||||
- [ ] (Bonus) RISC-V privileged ISA
|
Loading…
Reference in New Issue