brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix: synthax

This commit is contained in:
brice.boisson 2023-10-25 09:03:02 +09:00
parent 9c151ccbb2
commit a15dc204e5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -2,7 +2,7 @@
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose. This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
This CPU will implement the RV32I ISA, with the following goal: This CPU will implement the RV32I ISA, with the following goals:
- [ ] Single cycle RISC-V RVI32I CPU - [ ] Single cycle RISC-V RVI32I CPU
- [ ] Multi cycle CPU - [ ] Multi cycle CPU
- [ ] Pipelining - [ ] Pipelining