brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add: change progression status

This commit is contained in:
brice.boisson 2023-10-26 17:43:49 +09:00
parent 9613e2566e
commit ae0d20b5e7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -3,7 +3,7 @@
This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose. This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.
This CPU will implement the RV32I ISA, with the following goals: This CPU will implement the RV32I ISA, with the following goals:
- [ ] Single cycle RISC-V RVI32I CPU - [X] Single cycle RISC-V RVI32I CPU
- [ ] Multi cycle CPU - [ ] Multi cycle CPU
- [ ] Pipelining - [ ] Pipelining
- [ ] (Bonus) RISC-V privileged ISA - [ ] (Bonus) RISC-V privileged ISA