brice
/
RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
33 Commits 3 Branches 0 Tags 127 KiB
Verilog 75.1%
Assembly 10.9%
Shell 5.6%
SystemVerilog 5.1%
Python 2.9%
Other 0.4%
Go to file
brice.boisson 93cb91f022 Add: script 2023-11-20 14:21:26 +09:00
rtl Add: risc-v test bubble sort 2023-10-26 17:43:00 +09:00
scripts Add: script 2023-11-20 14:21:26 +09:00
sim Add: Makefile 2023-10-11 17:43:36 +09:00
tb Add: script 2023-11-20 14:21:26 +09:00
.gitignore Add: begining bubble sort test | Fix: branch and imm value extension 2023-10-25 11:07:19 +09:00
Makefile Add: risc-v test bubble sort 2023-10-26 17:43:00 +09:00
README.md Add: change progression status 2023-10-26 17:43:49 +09:00

README.md

RISC-V Verilog

This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.

This CPU will implement the RV32I ISA, with the following goals:

  • Single cycle RISC-V RVI32I CPU
  • Multi cycle CPU
  • Pipelining
  • (Bonus) RISC-V privileged ISA