brice/RISC-V_Verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
13 Commits 3 Branches 0 Tags
c1a099c75d65d8328ec9d2c3efba2aee41fb0773
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
brice.boisson c1a099c75d Fix: remove useless control signal
2023-10-23 11:37:10 +09:00
rtl
Fix: remove useless control signal
2023-10-23 11:37:10 +09:00
scripts
Add: basic element for risc-v single cycle cpu
2023-10-20 18:48:18 +09:00
sim
Add: Makefile
2023-10-11 17:43:36 +09:00
tb
Fix: reset edge
2023-10-22 22:41:39 +09:00
.gitignore
Add: README
2023-10-10 16:17:16 +09:00
Makefile
Add: Makefile
2023-10-11 17:43:36 +09:00
README.md
Add: README
2023-10-10 16:17:16 +09:00

README.md

This project is an educative project with the goal to implement a basic RISC-V CPU in Verilog for an educative purpose.

Description
No description provided
Readme 127 KiB
Languages
Verilog 75.1%
Assembly 10.9%
Shell 5.6%
SystemVerilog 5.1%
Python 2.9%
Other 0.4%