BOISSON Brice
|
0fa44c1830
|
Merge pull request #5 from BriceBoisson/test-3
Add: new test source code + Fix: gen_bin script and bin path
|
2023-11-25 23:19:04 +09:00 |
brice.boisson
|
7949850418
|
Add: new test source code + Fix: gen_bin script and bin path
|
2023-11-25 23:18:24 +09:00 |
|
BOISSON Brice
|
38d35c3a63
|
Update README.md
|
2023-11-25 19:48:46 +09:00 |
|
brice.boisson
|
0a032b36b0
|
Add: test command readme
|
2023-11-25 19:46:58 +09:00 |
|
BOISSON Brice
|
8920eb9aba
|
Merge pull request #4 from BriceBoisson/test-2
Divide by 4 instruction address to use space more efficiently
|
2023-11-25 19:39:46 +09:00 |
|
brice.boisson
|
ca6d23450d
|
Fix: divide by 4 on entry test too
|
2023-11-25 19:38:14 +09:00 |
|
brice.boisson
|
c6292d3b4f
|
Add: use space more efficiently on test datastructure
|
2023-11-25 19:34:07 +09:00 |
|
brice.boisson
|
86abae02eb
|
Add: name of the dynamic test following the tested element
|
2023-11-25 19:28:17 +09:00 |
|
brice.boisson
|
9ac36fa030
|
Fix: clean environment between two test
|
2023-11-24 19:47:36 +09:00 |
|
brice.boisson
|
2fa5a5dc60
|
Fix: remove work between two test
|
2023-11-24 19:42:21 +09:00 |
|
brice.boisson
|
9361c493c4
|
Fix: Model Sim Warning Message
|
2023-11-24 19:41:40 +09:00 |
|
brice.boisson
|
ed1220978f
|
Add: test name
|
2023-11-24 19:38:08 +09:00 |
|
brice.boisson
|
81268259ff
|
Add: Formating test output
|
2023-11-24 19:28:08 +09:00 |
|
brice.boisson
|
82474c8d16
|
Fix: delete old folder
|
2023-11-23 13:47:03 +09:00 |
|
brice.boisson
|
6f4f7f6969
|
Add: new make way enabling multiple asm generated test
|
2023-11-22 11:35:08 +09:00 |
|
brice.boisson
|
e2ca11548c
|
Add: generate file on make
|
2023-11-21 18:45:25 +09:00 |
|
brice.boisson
|
7d60960831
|
Add: generate test from comment in assembly file
|
2023-11-21 18:36:10 +09:00 |
|
brice.boisson
|
b95e79edc4
|
Fix: test after imm fix
|
2023-11-20 22:47:10 +09:00 |
|
BOISSON Brice
|
deff1ee2f7
|
Merge pull request #3 from BriceBoisson/test
Add: generate binary for test using gcc
|
2023-11-20 22:31:13 +09:00 |
|
brice.boisson
|
1f9a8ceebf
|
Add: first test
|
2023-11-20 22:30:19 +09:00 |
|
brice.boisson
|
ea75ab9206
|
Fix: imm value building
|
2023-11-20 22:21:41 +09:00 |
|
brice.boisson
|
99399cd9b3
|
Add: test from gcc
|
2023-11-20 22:20:42 +09:00 |
|
brice.boisson
|
93cb91f022
|
Add: script
|
2023-11-20 14:21:26 +09:00 |
|
brice.boisson
|
ae0d20b5e7
|
Add: change progression status
|
2023-10-26 17:43:49 +09:00 |
|
brice.boisson
|
9613e2566e
|
Add: risc-v test bubble sort
|
2023-10-26 17:43:00 +09:00 |
|
brice.boisson
|
d51ea5c4c8
|
Add: memory managing different size of opperand
|
2023-10-26 16:36:32 +09:00 |
|
brice.boisson
|
db5d909402
|
Add: begining bubble sort test | Fix: branch and imm value extension
|
2023-10-25 11:07:19 +09:00 |
|
brice.boisson
|
a15dc204e5
|
Fix: synthax
|
2023-10-25 09:03:02 +09:00 |
|
brice.boisson
|
9c151ccbb2
|
Fix: readme checkbox 2
|
2023-10-25 09:02:19 +09:00 |
|
brice.boisson
|
298e14be54
|
Fix: readme checkbox
|
2023-10-25 09:01:54 +09:00 |
|
brice.boisson
|
3eb7603cd0
|
Add: new infos in the readme
|
2023-10-25 09:00:42 +09:00 |
|
BOISSON Brice
|
a815601b50
|
Merge pull request #2 from BriceBoisson/risc-v
Fix: memory addressing 32 to 8 bits
|
2023-10-24 21:53:08 +09:00 |
|
brice.boisson
|
67c71565c0
|
Fix: memory addressing 32 to 8 bits
|
2023-10-24 21:52:07 +09:00 |
|
BOISSON Brice
|
4d0d7489cb
|
Merge pull request #1 from BriceBoisson/risc-v
RISC-V base implementation
|
2023-10-24 21:20:46 +09:00 |
|
brice.boisson
|
0fb4170797
|
Add: tb_risc_v fibonacci compute
|
2023-10-24 21:19:24 +09:00 |
|
brice.boisson
|
7c1a871e99
|
Add: tb registers bank
|
2023-10-24 20:08:36 +09:00 |
|
brice.boisson
|
ecfb4a9cc5
|
Fix: change alu op_code to func
|
2023-10-24 19:39:42 +09:00 |
|
brice.boisson
|
6cc27cdc2f
|
Add: tb alu all func
|
2023-10-24 19:36:34 +09:00 |
|
brice.boisson
|
b99914f42d
|
Add: named parameter for ALU func | alu test case
|
2023-10-24 10:49:29 +09:00 |
|
brice.boisson
|
5829400fea
|
Add: tb macro to assert
|
2023-10-23 17:34:37 +09:00 |
|
brice.boisson
|
72d688018b
|
Fix: clean name [3]
|
2023-10-23 14:15:21 +09:00 |
|
brice.boisson
|
2c9abe91af
|
Fix: clean name [2]
|
2023-10-23 11:47:43 +09:00 |
|
brice.boisson
|
c1a099c75d
|
Fix: remove useless control signal
|
2023-10-23 11:37:10 +09:00 |
|
brice.boisson
|
dc087b24f2
|
Add: set R[0] to 0
|
2023-10-23 11:32:25 +09:00 |
|
brice.boisson
|
44ac59210c
|
Fix: clean name [1]
|
2023-10-23 11:24:09 +09:00 |
|
brice.boisson
|
57216f7c85
|
Fix: use parameter to name op code
|
2023-10-23 10:10:49 +09:00 |
|
brice.boisson
|
54e3ecdfa3
|
Fix: set right value alu auipc
|
2023-10-23 09:50:51 +09:00 |
|
brice.boisson
|
766f77fa6c
|
Add: sign extension - cpu is now able to compute fibonacci
|
2023-10-23 09:41:40 +09:00 |
|
brice.boisson
|
33835ec0ed
|
Fix: reset edge
|
2023-10-22 22:41:39 +09:00 |
|
brice.boisson
|
f717284c47
|
Add: assembly of risc-v cpu
|
2023-10-21 22:57:58 +09:00 |